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Abstract—To meet the requirements of higher current ratings
and lower thermal impedances, paralleling power field-effect
transistor (FET) discretes or modules is often a cost-effective
or even an unavoidable solution. While paralleling FETs allows
for a significant reduction in conduction loss, the switching loss
is increased in hard switching applications. This paper proposes
a generic soft-switching modulation scheme for parallel power
FET bridge legs. Part of the paralleled FET legs is chosen as
an auxiliary leg that is turned ON prior to the remaining main
legs. A resonant commutated pole (RCP) mode is then created,
which enables the high-side FET of the auxiliary leg to achieve
zero-current switching (ZCS) or quasi-ZCS, and the remaining
FETs to achieve zero-voltage switching (ZVS). Thus, we can
significantly reduce the switching loss that normally dominates
the total power loss of high-frequency hard-switching converters
particularly at partial and light loads. Experimental results from
three parallel GaN high-electron-mobility transistor (HEMT1)
legs validate the effectiveness of this RCP-enabled solution
in reducing switching losses and improving power conversion
efficiencies. This paper is accompanied by supplementary JIF
and PDF files demonstrating the operational details of the RCP
mode.
Index Terms—Parallel power FETs, zero-voltage switching
(ZVS), zero-current switching (ZCS), resonant commutated pole
(RCP)
I. INTRODUCTION
Paralleling power transistor discretes is often a cost-effective
or even an unavoidable solution for high-power electronics
converters due to current rating availability, thermal restric-
tion and packaging price [1]–[4]. Bipolar transistors, e.g.,
insulated-gate bipolar transistor (IGBTs), feature forward volt-
ages. Paralleling IGBTs, even if the current is equally shared,
only has a limited influence on the efficiency [5]. By contrast,
unipolar field-effect transistors (FETs), e.g., Si/SiC metal-
oxide-semiconductor field-effect transistors (MOSFETs) and
GaN high-electron-mobility transistors (HEMTs), are charac-
terized by channel resistances. Thus, paralleling FETs can lead
to a remarkable reduction in channel resistance and therefore
to an equal reduction in conduction loss [5]. Also, the parallel
operation distributes the thermal stress and lowers the junction
temperature. Due to the positive temperature coefficient of
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1The HEMT is also referred to as a heterostructure FET (HFET) or
modulation-doped FET (MODFET).
FETs [6], the on-state resistance can be further reduced,
bringing more efficiency improvements.
For parallel power FETs, there are many inevitable differ-
ences in static and dynamic electrical parameters, e.g., the
drain-source on-state resistance, threshold voltage, gate resis-
tance and transconductance [7]–[14]. Also, the layout symme-
try may not be always achieved due to space constraint. These
differences and asymmetries cause missharing of currents and
staggered turn-on/-off between parallel devices. Consequently,
the paralleled FETs suffer from different switching/conduction
losses and thermal stresses.
To achieve better current sharing among parallel transis-
tors, many approaches have been proposed, including active
[11], [15], [16], passive [4], [12]–[14], [17]–[20] and layout-
symmetrization methods [8], [21], [22]. However, under the
premise of absolute layout symmetry guaranteed, and current
misharing may still occur due to the parameter mismatches
of the paralleled transistors. For the active current sharing
methods, high bandwidth current sensing circuits and active
gate drivers are necessary, and therefore, the implementation
complexity is relatively high. By comparison, the passive cur-
rent sharing approaches feature simplicity in implementation
and high robustness in operation. Particularly, adding small
inductors to the AC side of parallel FET bridge legs begins to
prevail [12], [17]–[19], [23].
Though better current sharing performance can be achieved
with the above solutions, the paralleled FETs still suffer
from high switching losses when applied to high-frequency
(e.g., above 50 kHz) hard-switching topologies. This issue is
particularly pronounced at partial loads where, typically, the
switching loss dominates the total power loss [19], [24], [25].
Therefore, it becomes more prominent to develop a solution
which can reduce the partial-load switching loss as well as
improve current sharing at high currents.
The most direct approach of reducing switching losses is to
improve the switching speed by using wide bandgap (WBG)
FETs, lowering gate resistances, and enhancing peak gate drive
currents. However, faster switching will inevitably increase
the turn-off drain-source voltage overshoot, the cross-talk and
the electromagnetic interference (EMI) [26]. Therefore, in
practice, the switching speed of power FETs has to be limited.
Soft-switching enables power FETs to have both reduced
switching losses and lower voltage overshoots. There are two
main soft-switching types: zero-voltage switching (ZVS) and
zero-current switching (ZCS). The ZVS or ZCS of basic half-
bridge (HB) legs can be achieved by introducing auxiliary
circuits to the DC or AC side [25], [27]–[29]. With the aid
of an auxiliary resonant network on the DC-link, the modified
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topologies in [25], [27], i.e., the resonant dc-link converters
with and without active clamping, enable the main and aux-
iliary switches to achieve ZVS. The main issue with these
resonant dc-link topologies is that the voltage stress of main
switches is 10%-150% higher than the dc-link voltage; thus,
the converter loop inductance must be dedicatedly designed in
order to suppress the turn-off voltage overshoots. By contrast,
the auxiliary resonant commutated pole (ARCP) converters
[28], [29] enable soft-switching by adding auxiliary resonant
circuits to the AC side (midpoints) of HB legs. However, the
count of auxiliary components, including switches and passive
components, is relatively high, particularly for multiphase
systems.
In addition, the soft-switching conditions of basic HB legs
can be also created by varying the switching frequency and
operating in the triangular current mode (TCM) [30]–[32],
which enables all power FETs to achieve ZVS without aux-
iliary switches. However, the switching frequency variation is
relatively large, depending on the load and the output voltage;
thus, the EMI filter design and the digital control become
more complicated [33]. Also, to support the TCM operation
within a reasonable switching frequency range, the output
filter inductance is typically on the order of several tens or
hundreds of µH [30], [34], [35], which is relatively large and
is typically not desirable in inductive-load applications (e.g.,
motor drives) due to additional power loss, cost and volume
[23], [36]. Furthermore, as outlined in [37], the required large
high-frequency current ripple leads to increased inductor and
conduction losses which reduce the gain of soft-switching
resulting from TCM [38]. Therefore, the TCM soft-switching
technique may not be superior than the conventional contin-
uous conduction mode (CCM) operation, particularly at high
load currents [37]. Though ZVS can be achieved for all parallel
power FETs with the quadrilateral conduction mode (QCM)
[39], their RMS currents are significantly increased. In order
to reduce the partial-load switching loss as well as to maintain
better current sharing among parallel FETs, a desynchronized
modulation scheme is proposed in [19]. However, only part of
the paralleled FETs can achieve ZVS, whereas the remaining
transistors are still hard-switched.
This paper proposes an RCP-enabled modulation scheme
that allows parallel power FETs to achieve ZVS and ZCS.
Thus, this new scheme can significantly reduce the switching
loss that dominates the total power loss of high-frequency
hard-switching converters, particularly at partial loads. As the
load increases, the conduction loss may outweigh the hard
switching loss; in this case, the power conversion is more
efficient by switching the RCP mode back to the conventional
hard-switching synchronous CCM. The compatibility of both
the RCP mode and synchronous CCM allows the paralleled
power FET legs to maintain high efficiencies over the full load
range. It is noted that the number of power FETs in parallel
is determined by the synchronous CCM at the full load where
all FETs act as main switches; thus, in order to activate the
RCP mode at partial loads, no extra switches are required,
but small differential-mode (DM) inductors are added to the
midpoints of parallel bridge legs. These DM inductors can be
part of the output filter inductor and also enable better current
sharing among the paralleled FETs than the conventional direct
paralleling.
II. OPERATING PRINCIPLE IN RCP MODE
A. DM-Inductors-Based Paralleling Structure
The structures of direct paralleling and DM inductor-based
paralleling of power FET bridge legs are shown in Fig. 1. The
DM inductors are connected to the midpoints of the paralleled
bridge legs, and they are of much lower inductance than the
output filter inductance, i.e., L1 = L2 = ... = LN = Lc 
Lo. These small DM inductors can be either uncoupled [17],
[19] or coupled [12], [17], [18], [23] in implementation.
In contrast with the direct parallel, the addition of the DM
inductors brings the following merits:
• better dynamic current sharing performance among par-
allel transistors when operating in the synchronous mode
[17], [19];
• reduced dvc/dt for better electromagnetic compatibility
(EMC) [23];
• enabling an inherent RCP mode to significantly lower the
switching losses, as proposed and analyzed in this study.
The operating principle and advantages of the DM-inductor
based paralleling structure operating in the synchronous mode
have been discussed and experimentally verified in [19]. In
this article, a novel RCP operation mode is proposed in order
to enable all parallel transistors to achieve soft-switching. It
should be noted that the proposed RCP mode also applies to
parallel bridgeless legs where either the high-side or low-side
power FETs in Fig. 1 are replaced with unidirectional diodes.
B. Switching Pattern in RCP Mode
1) Lumping Half-Bridge Legs: To simplify the operation
analysis in the RCP mode, the N parallel HB legs are divided
into two groups: the auxiliary legs and the main legs. The aux-
iliary group consists of na legs, e.g., SH1-SL1, SH2-SL2, ...,
SHna-SLna, and the main group is comprised of the remaining
nm (nm = N − na) legs, e.g., SHna+1-SLna+1, SHna+2-
SLna+2, ..., SHN -SLN . The individual bridge legs inside
the auxiliary or main groups are driven synchronously. The
switch-node voltages inside the auxiliary or main groups re-
main the same with each other. Therefore, the synchronously-
parallel legs in the main group can be lumped into one; the
same transformation can be performed to the auxiliary group.
Accordingly, the equivalent topology of Fig. 1 can be obtained,
as shown in Fig. 2(b).
The subscript ’a’ and ’m’ denotes the auxiliary group and
the main group, respectively. Meanwhile, the equivalent DM
inductances of the auxiliary and main branches (see Fig. 2(b))








2) Switching Pattern: For the parallel HB legs operating in
the synchronous CCM (see Figs. 1 and 2(a)), ZVS-ON can be
inherently achieved for the low-side and high-side switches
in the forward and reverse current directions, respectively.
For simplicity, this work only considers the forward current
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Fig. 1. Structure of DM inductor-based parallel power FET half-bridge legs. In
unidirectional power flow applications, the high-side or low-side FETs can be
replaced with diodes to form parallel bridgeless legs. The small DM inductors

















































Fig. 2. Equivalent circuits in the conventional synchronous mode and the
proposed RCP mode. (a) Equivalent circuit in the synchronous mode with all
parallel bridge legs lumped into one. (b) Equivalent circuit in the RCP mode
with all auxiliary bridge legs lumped into one and the remaining bridge legs
(main legs) combined into another. (c) Definitions of the main CM current
iCM,m and the auxiliary CM current iCM,a and the DM current iDM .
direction where the low-side switches inherently achieve ZVS-
ON and the high-side transistors are hard switched in CCM.
To help the high-side transistors achieve soft-switching,
a novel RCP-enabled asynchronous modulation scheme is
proposed, as shown in Fig. 3. The high- and low-side switches
in the main lumped leg SHm-SLm are a complementary pair
with deadtimes and they are duty-cycle modulated. For the
auxiliary leg, its high- and low-side FETs, i.e., SHa and SLa,
act as a ’pre-switch’ with respect to SHm and a ’post-switch’
with respect to SLm, respectively. Accordingly, the inductor
current of the main leg iLm is forced to fall below 0, creating
an RCP, before the main high-side FET SHm is turned on; that
is a ZVS-ON condition created for SHm before T2, as shown
in Fig. 3. The auxiliary high-side switch, SHa, is turned on
under ZCS at T0 with reduced switching-on loss. On the other
hand, SHa in the RCP mode turns off at a high current (see
Fig. 3), and therefore, its switching-off loss is increased. Due
to the fact that the turn-on loss dominates the total switching
loss for WBG power FETs, normally the increased turn-off
loss is not significant. It should be also noted that the gate
signal of SLa during [t2e, t3s] is optional in theory, but is
recommended in practice for conduction loss reduction.
C. Operating Principle
1) Basic Definitions and Assumptions: To facilitate analy-
sis, the lumped inductor currents iLm and iLa are decoupled
into a DM current iDM and two common-mode (CM) currents
iCM,m and iCM,a, as shown in Fig. 2(c). By definition, the
two lumped inductor current can be expressed as{
iLm(t) = iCM,m(t) + iDM (t)
iLa(t) = iCM,a(t)− iDM (t)
(2)
The output current iLo is the sum of the main and auxiliary
CM currents, i.e.,
iLo(t) = iCM,m(t) + iCM,a(t) (3)
























The common output voltage vc is determined by both vm








The DM and output currents can be always described by
the following differential equations{
LDM
diDM (t)
dt = vma(t) = vm(t)− va(t)
Lo
diLo(t)
dt = vc(t)− Vo
(7)
where the DM inductance LDM = Lm + La, and vma rep-
resents the voltage difference between the main and auxiliary
switch nodes.
D. Simplified Operation Principle
1) Applying a Linear FET Switching Model: The detailed
operation principle and mathematical model of RCP mode are
shown in the Supplementary Material of this paper. The full
mathematical model, however, is nonlinear, and there are no
closed-form solution for the control variables. Therefore, a
linear FET HB model [30], [40] is applied. With the linear
model, the switch-node voltage of an HB leg jumps between
0 and Vdc with zero rise and fall time; the switch-node voltage
remains unchanged until the parasitic output capacitances
of the FET HB are injected or ejected charge of Qoss. A
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Fig. 3. Simplified operating waveforms of the parallel power FET HB legs (see Fig. 2(a)) in the proposed RCP mode.
comparison between SPICE simulations and the results with
the linear FET HB model is shown in Fig. 6. Due to the high
nonlinearity of the parasitic output capacitances of FETs with
respect to the switch-node voltage, the real inductor currents
iLa and iLm during the resonant transitions are close to the
case using the linear FET model.
Applying the linear FET model, each resonant stage in Fig.
S1 (see the Supplementary Material) can be split into two
substages that further can be merged with its adjacent non-
resonant stages. The simplified waveforms are shown in Fig.
3 where only eight non-resonant stages remain within one
switching cycle. The boundaries between these non-resonant
stages are the eight time instants T0, T1, ..., T7, as illustrated
in Figs. 3.
Because the transition times during [T0, T3] and [T5, T6],
are relatively short, and Lo  Lc, it is assumed that the load
current iLo remain as constant as ILo,T0 and ILo,T5 during
[T0, T3] and [T5, T6], respectively.
2) Analysis of Operation in Simplified Stages: The equa-
tions describing the switch-node voltages and inductor currents
are obtained as follows.
Simplified Stage 1 [T0, T1]: Neglecting the voltage drops




Then, the inductor currents can be obtained by solving the
differential equations in (7):
iLo(t) = ILo,T0
iLm(t) = ILo,T0 − ILa,T0 − VdcLDM (t− T0)





where ILa,T0 denotes the initial current of iLa at T0. If iLa
falls to zero at T0 +Ts (i.e., ILa,T0 = 0, see Fig. 3), then SHa
achieves ZCS ON at T0; otherwise, 0 < ILa,T0 < |ILa,vl| and
SHa achieves quasi-ZCS ON at T0.
This stage terminates with iLm(T1) = ILm,vl, and thus, the




(ILo,T0 − ILm,vl − ILa,T0) (10)
Simplified Stage 2 [T1, T2]: The inductor current of main
branch iLm reaches its valley value ILm,vl at T1, after which
the switch-node voltage of main branch vm jumps to Vdc.
Thus, both switch-node voltages are equal to Vdc, keeping
the DM current unchanged. Since the load current is assumed
constant during this short interval, the main and auxiliary
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 iLo(t) = ILo,T0iLm(t) = ILm,vl
iLa(t) = ILo,T0 − ILm,vl
(12)
The integrals of iLm from T1 to t1e and iLa from t1e to T2






iLa(t)dt = nmQoss + naQoss (13)










Simplified Stage 3 [T2, T3]: The auxiliary switch-node volt-
age va jumps to 0 at T2 whereas vm remains at Vdc. Thus, the
positive voltage Vdc is applied to the DM inductance, causing










iLa(t) = ILo,T0 − ILm,vl − VdcLDM (t− T2)
(16)





(ILo,T0 − ILm,vl − ILa,vl) (17)
Simplified Stage 4 [T3, T4]: The auxiliary inductor current
iLa falls to its valley value ILa,vl at T3, after which the
auxiliary switch-node voltage va jumps to a high level. Thus,
the auxiliary inductor current iLa begins increasing to 0 while
the main inductor current iLm starts converging to the load
current iLo. To accurately determine the elapsed time for iLa
reaching 0 (i.e., iLm and iLo converge), the voltage drops
over transistors cannot be neglected. Thus, the two switch-
node voltages are expressed as{
vm(t) = Vdc − iLa Ronnm
va(t) = Vdc + Vf − iLa Ronna
(18)
where Vf represents the forward voltage drop of the body
diode of a power FET. Solving the differential equations in
(7) yields the expressions for the inductor currents:
iLo(t) = ILo,T0 +
1
Lo








































It is noted that when the duty cycle is small, iLa may have
not been reached 0 before vm jumps to 0 at T5. In this case,
the two instants T4 and T5 overlap. For the time from T3 to




























where W0 is the 0th branch of the Lambert W function.
Then, the actual ∆T34 can be obtained as
∆T34 = min{∆T34,max, (DTs −∆T12 −∆T23)} (21)
Simplified Stage 5 [T4, T5]: Typically, the negative auxiliary
inductor current iLa reaches 0 at T4, and it cannot further
increases above 0 due to SHa is turned OFF. As a result, it
is only the main branch (i.e., SHm) that conducts the load
current. The switch-node voltages and inductor currents can





iLo(t) = ILo,T0 +
1
Lo
(Vdc − Vo) (t− T3)
iLm(t) = ILo,T0 +
1
Lo
(Vdc − Vo) (t− T3)
iLa(t) = 0
(23)
It is seen from 3 that the time T45 can be expressed as
∆T45 = DTs −∆T12 −∆T23 −∆T34 (24)
As mentioned before, iLa may have not been reached 0 before
vm jumps to 0 at T5. In this case, the two instants T4 and T5
overlap, i.e., the time duration of Simplified Stage 5 is 0. Still,
∆T45 can be expressed by (24).
Simplified Stage 6 [T5, T6]: The main switch-node voltage
vm jumps to 0 at T5 whereas va remains at Vdc. Thus, the
negative voltage difference vma = −Vdc causes iLm and iLa






iLm(t) = ILo,T5 − ILa,T5 − VdcLDM (t− T5)





where ILa,T5 represents the current of iLa at T5, and it can



























(Vdc − Vo) (DTs−∆T12−∆T23) (28)
Thus, the main inductor current at T5 is derived as
ILm,T5 = ILo,T5 − ILa,T5 (29)
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The integral of iLa from T5 to T6 corresponds to half of
the charge of the auxiliary leg, i.e.,∫ T6
T5
iLa(t)dt = naQoss (30)





(−ILa,vl − ILa,T5) (31)
Simplified Stage 7 [T6, T7]: At T6, va jumps to a low voltage
level (close to 0). Thus, the auxiliary inductor current iLa
begins decreasing to 0 while the main inductor current iLm
starts converging to the load current iLo. As with the simplified
stage 4 [T3, T4], the voltage drops over transistors cannot be
neglected in order to accurately determine the elapsed time
for iLa reaching 0 (i.e., iLm and iLo converge). Thus, the two
switch-node voltages are expressed as{
vm(t) = −iLa Ronnm
va(t) = −Vf − iLa Ronna
(32)
Combining (32) and (7) yields the time-domain expressions
of inductor currents:








































Similar with Simplified Stage 4, when the duty cycle is large,
iLa may have not been fallen to 0 before va jumps to Vdc at
T0 +Ts (i.e., T0). In this case, the two instants T7 and T0 +Ts
overlap. For the time from T6 to T7, i.e., ∆T67, its maximum

























The actual ∆T67 is obtained as
∆T67 = min{∆T67,max, ((1−D)Ts−∆T56−∆T01)} (35)
Simplified Stage 8 [T7, T0 + Ts): At T7, iLa falls to 0, and
it cannot further decrease below 0 because SLa is kept OFF.
Therefore, in this stage, the load current is fully shared by the
main branch (i.e., SLm and Lm). The switch-node voltages




iLo(t) = ILo,T5 − VoLo (t− T6)
iLm(t) = ILo,T5 − VoLo (t− T6)
iLa(t) = 0
(37)
Clearly, the time duration for Simplified Stage 8 can be
obtained as
∆T78 = (1−D)Ts −∆T56 −∆T67 −∆T01 (38)
As with Simplified Stage 5, the time duration of Simplified
Stage 8 will be 0 if iLa has not been fallen to 0 before va
jumps to Vdc at T0 + Ts (i.e., T0). In this case, (38) is still
valid.
E. Determination of Modulation Parameters
Typically, the initial inductor current of auxiliary branch
is equal to 0, i.e., ILa,T0 = 0; thus, the auxiliary high-side
switch SHa is able to achieve ZCS-ON. When the duty cycle
is large enough, a small positive initial current ILa,T0 (0 <
ILa,T0 < |ILa,vl|) may occur. Nevertheless, compared with
the load current iLo, the auxiliary valley current |ILa,vl| is
small, and even so is ILa,T0. In this case, the auxiliary high-
side switch SHa achieves quasi-ZCS-ON. It is noted that this
small ILa,T0 has a negligible impact on the characterization
of load current iLo. Hence, in the first step, it is assumed that
ILa,T0 = 0. When the steady state is reached, we have
ILo,T0 = ILo,Ts = iLo(T0 + Ts) (39)
Assume zero loss on the output LC filter (i.e., Lo and Co),








Substituting the above simplified equations for iLo and the
time-interval equations into (39) and (40) yields the initial
current ILo,T0 and the output voltage Vo, as follows





nmQossVdcLDM − ILm,vlTsVdc(2Lo − LDM )
−
√√√√√√√ V 2dc














With the above initial conditions determined, the initial aux-
iliary inductor current, ILa,T0, can be obtained by substituting
(35) into (33):


















In order to implement the proposed RCP mode, the modu-
lation timing parameters are required in addition to the duty
cycle D, as shown in Fig. 3. Due to the deadtimes, the gate
pulse width of the main high-side switch, δHm, is not exactly
equal to the main control variable DTs. Instead, we have
δHm = DTs − (T5 − t5s) − (t1e − T1). Also, the gate pulse
width of the auxiliary high-side switch, δHa, is not exactly
equal to the auxiliary control variable ∆T01, but is expressed
as δHa = ∆T01 + (t1e − T1). Applying the charge-based
FET switching model, we can obtain the equations for the
key timing parameters in the RCP mode, as listed in Table I.
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TABLE I
EQUATIONS TO DETERMINE THE TIMING PARAMETERS IN THE RCP MODE.
Timing parameters Equations
Gate pulse width of SHa δHa = ∆T01 +
nmQoss
−ILm,vl




(ILo,T0 − ILm,vl)2 − 2naQossVdcLDM − εHLa





(ILo,T0 − ILm,vl)− δLa + εHLa





















Gate pulse width of SLm δLm = Ts − δHm − σLHm − σHLm
Notes:
• εHLa, εHLm and εLHm represent the margins of deadtimes σHLa, σHLm and σLHm, respectively, in order to satisfy the minimum deadtime requirement.
• The three deadtime margins can be determined with εi = max{(σmin − σi), 0}, where σmin denotes the minimum deadtime and the subscript ’i’
represents ’HLa’, ’HLm’ and ’LHm’.
Determine initial conditions 
ILo,T0, ILa,T0, and ILm,T5 
(41), (43) and (29)Vdc
ILo
D
Calculate pulse widths and 
deadtimes of gate signals: 
Table I
ILo,T0 ILa,T0 ILm,T5

















Fig. 4. (a) Block diagram to generate the look-up table for the pulse widths
and deadtimes of gate signals. (b) Control block diagram to regulate the output
voltage in the RCP mode.
Fig. 4(a) shows the block diagram to determine the pulse
widths and deadtimes of gate signals2. In addition to the duty
cycle D, the dc-bus voltage Vdc and the average load current
ILo are required in (41), (43) and (29) to determine the initial
conditions ILo,T0, ILa,T0 and ILm,T5. After that, the derived
ILo,T0, ILa,T0 and ILm,T5 are used to calculate the pulse
widths and deadtimes of gate signals with the equations listed
in Table I. Since the above calculation is complicated and time
consuming, it is more feasible in practice to use look-up tables
to obtain the pulse widths and deadtimes of gates signals, as
shown in Fig. 4(b).
With the mathematical model above, the calculated RCP
control variable (∆T01), the gate pulse widths of SHa, δHa,
and the deadtimes at different load currents and duty cycles
are depicted in Fig. 5. It is seen that the time interval ∆T01 is
proportional to the average load current ILo. The RCP control
variable ∆T01 is directly implemented by adjusting the gate
pulse width δHa which is obtained by





















D = 0.2, 0.5, 0.8
Fig. 5. Calculated timing parameters at different loads and duty cycles. (a)
Time ∆T01 and gate pulse width of SHa. (b) Theoretical deadtimes. All
switches are implemented with GS66508B GaN HEMTs, Vdc = 400 V,
nm = 2, na = 1, and Lc = 5µH.
It is seen from Fig. 5(b) that as the load current increases,
the two deadtimes σHLa and σHLm decreases, whereas the
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Fig. 6. Waveforms of switch-node voltages and inductor currents with the SPICE simulation (solid lines) and the linear FET model (dashed lines). (a) Over
one switching cycle. (b) Zoomed-in waveforms during t ∈[0, 1]µs. (c) Zoomed-in waveforms during t ∈[5, 6]µs. The switching frequency fs = 100 kHz,
Vdc = 400 V, D = 0.5, ILo = 20 A, Lc = 5µH, na = 1, nm = 2, and each of the switches is implemented with one GS66508B GaN HEMT.
deadtime σLHm remains constant. In practice, however, the
turn-on/-off time and propagation delay should be taken into
account, and therefore, margins (εHLa, εHLm, and εLHm)
should be added to the deadtimes, as illustrated in Table I.
Thus, the practical deadtimes will be larger than the theoretical
values.
F. Simulation Verification of Mathematical Model
To verify the mathematical model developed in the pre-
ceding subsections, SPICE simulations of three parallel
GS66808B GaN HEMT HBs (configured as a synchronous
Buck dc-dc converter operating in the proposed RCP mode)
were performed with LTspice, as shown in Fig. 6. In the
simulations, the pulse widths and deadtimes of gate signals are
obtained from the equations in Table I. Under the same con-
ditions, the linearized waveforms of the switch-node voltages
and inductor currents obtained from the mathematical model
developed in Subsections II-D and II-E are also shown in Fig.
6. It is seen that the linearized inductor currents coincide pretty
well with the simulations, which verifies the accuracy of above
mathematical model in calculating the gate pulse widths and
predicting the inductor currents.
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Upper limit
Lower limit
Fig. 7. Allowed duty cycle range when operating in the proposed RCP mode.
Fig. 8. Voltage gain characteristic in the conventional synchronous CCM and
the proposed RCP mode.
III. CHARACTERISTICS, DESIGN OPTIMIZATION AND
COMPARISON
A. Duty Cycle Range
As seen from Fig. 3, in order to achieve the RCP mode, the
duty cycle D should satisfy
∆T12 + ∆T23
Ts
≤ D ≤ 1− ∆T01
Ts
(45)
where ∆T01, ∆T12 and ∆T23 are calculated with (10), (14)
and (17), respectively. The obtained upper and lower duty
cycle boundaries at different load currents and DM inductances
are shown in Fig. 7. Overall, the allowed duty cycle range is
wide, e.g., [0.048, 0.961] at Lc = 5µH and ILo = 20 A.
However, as LDM or ILo increases, the duty cycle ranges
shrinks. When the duty cycle is beyond the range, the parallel
HB legs should operate in the synchronous mode.
B. Voltage Gain
With (42), the voltage gain characteristic of the RCP mode























































Fig. 9. Analytical waveforms of inductor currents at different loads with
(a) single-pulse and (b) double-pulse RCP modulation schemes. The blue,
orange and yellow lines represent the cases of ILo = 5 A, 12.5 A and 20 A,
respectively. The gate signals correspond to the case of ILo = 20 A. These
inductor current waveforms are generated with the analytical expressions in
Section III. The dc-bus voltage Vdc = 400 V, the duty cycle D = 0.5, the
switching frequency fs = 100 kHz, the GS66508B GaN HEMT is adopted
for each switch, the number of HB legs in parallel N = 3, and the number
of HB legs chosen as the auxiliary leg na = 1.
from the synchronous operation, the voltage gain characteristic
in the RCP mode is dependent on both the duty cycle and the
load. The voltage gain curves in the RCP mode are sharper
than the conventional synchronous mode. But the difference
is not significant, particularly when the duty cycle is close to
0.5.
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Fig. 10. Power loss-volume Pareto optimal design of DM inductors with
theoretical and standard PQ cores at fs = 100 kHz. The design optimization
is performed at 75% load (ILo = 15 A) and checked at full load (ILo = 20
A).
C. Double-Pulse RCP to Reduce Conduction Loss
The fixed body diode voltage drops of power FETs vary
significantly from 0.7 V to 5 V depending on device materi-
als and structures. Typically, enhancement-mode WBG FETs
feature higher fixed reverse voltage drops, e.g., Vsd =4.5 V at
Vgs = −3 V for the GS66508B GaN HEMT [41] and Vsd =3
V at Vgs = −4 V for the C3M0016120K SiC MOSFET [42].
As can be seen from Fig. 3 that in the single-pulse RCP
mode, the auxiliary inductor current iLa flows through the
body diodes 3 of SHa and SLa during intervals [T3, T4] and
[T6, T7], respectively. If the a high gate voltage is applied to
SHaduring [T3, T4] and to SLa during [T6, T7], then it is the
reverse channel instead of the body diode that conducts iLa. As
a result, the fixed body diode voltage drop can be eliminated
and the conduction loss can be significantly reduced, particu-
larly for enhancement-mode WBG power FETs. That is, the
auxiliary high-side and low-side switches are triggered twice
during one main switching cycle, and therefore, the improved
modulation scheme is termed as the double-pulse RCP.
Applying the single- and double-pulse RCP modulation
schemes, the analytical waveforms of inductor currents at dif-
ferent loads are shown in Figs. 9(a) and (b), respectively. With
the single-pulse RCP modulation scheme, the inductor current
iLa converges to zero due to the high voltage drop of body
diode, indicating higher conduction losses. By contrast, with
the improved double-pulse RCP scheme, the inductor current
iLa is continuous; neglecting the deadtime, it is always the
low-resistance transistor channel instead of the high-voltage-
3GaN HEMTs do not have intrinsic body diodes, but their reverse con-
duction characteristics under zero or negative gate-source voltages can be
emulated by diodes with fixed voltage drops and on-state resistances.
drop body diode that conducts iLa. Thus, the conduction loss
can be reduced.
On the other hand, in the double-pulse RCP mode, the
inductor current iLa is quasi-zero at t = 0 and therefore the
high-side FET of the main leg, SHa, first achieves quasi-ZCS-
ON at t = 0. Subsequently, SHa can achieve ZVS-ON thanks
to the negative valley inductor current ILa,vl. For the low-side
auxiliary transistor, SLa, it achieves ZVS-ON twice due to the
positive RCP current and the positive valley current −ILa,vl.
D. Design Optimization of DM Inductors
1) Commutation Inductance Lc: As seen from (S14) and
(S17) in the Supplementary Material, the inductor valley
currents are inversely proportional to the square root of the
commutation inductance Lc. In order to reduce the valley
currents and thereby the RMS currents, Lc should be possibly
large. On the other hand, however, a larger Lc leads to a
smaller duty cycle range, as indicated by Fig. 7. Also, the
inductor volume and power loss are higher with a larger
Lc. Therefore, the determination of Lc is a trade-off among
RMS currents, duty cycle range, inductor volume and inductor
power loss. In this work, the value of Lc = 5µH is chosen.
2) Power Loss and Volume Pareto Optimization: The mag-
netic flux density of each commutation inductor is directly





where the subscript ’j’ represents 1, 2,..., N , Bj(t) denotes the
real-time magnetic flux density of inductor Lj , iLj(t) is the
real-time current flowing through inductor Lj , Nt represents
the number of turns of each commutation inductor, and Ae
denotes the effective cross-sectional area of the used magnetic
cores.
It is seen from Figs. 3 and 9 that the commutation inductor
currents feature high current ripples, meaning high magnetic
flux density swings. Thus, their core losses and volume may
be significant without proper design. Hence, a power loss
and volume Pareto optimization is necessary for the RCP
inductors. The full load current is 20 A and it is assumed
that the RCP mode is enabled when the load is below 75%,
i.e., ILo = 15 A. The Pareto optimization is performed at the
75% load and the design results, including magnetic saturation,
power loss and thermal limit, are checked at the full load, as
shown in Fig. 10. It is seen from the Pareto front in Fig. 10
that the power loss of each DM inductor in the RCP mode is
relatively low (≤ 0.8 W) compared with the rated converter
power 4000 W. When operating in the synchronous mode at
the full load (4000 W), the power loss of each DM inductor
becomes even more negligible (< 0.4 W). Considering the
availability of magnetic core and Litz wire, the design with
PQ20/20 and #42 Litz wire (660 strands, 6 turns) is adopted
for the implementation of these DM inductors. The resulting
volume and power loss of each DM inductor are 7 cm3 and
0.61 W (@Po = 3 kW (75% load)), respectively.
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TABLE II
COMPARISON AMONG DIFFERENT SCHEMES: CCM, TCM, QCM, DESYNCHRONIZED MODE AND RCP MODE.
Parameters CCM TCM [30] QCM [39] Desync. Mode [19] Proposed RCP Mode














• Leading high-side FETs:
Hard-switching
• Lagging high-side FETs:
ZVS-on





ZVS inductor N/A Large Small Small Small
Modulation complexity Low Medium Medium Medium High
RMS currents (see Fig. 11) Low Medium High Medium Medium
Compatible with CCM Yes No Yes Yes Yes
Fig. 11. Comparison of RMS currents squared among various modulation
schemes: RCP mode, synchronous CCM, desynchronized mode, QCM and
TCM. These operation modes share the same parameters: the dc-link voltage
is 400 V, the number of HB legs in parallel is 3, and the duty cycle equals
0.5.
E. Comparative Analysis
A comprehensive comparison among various modulation
schemes, i.e., the CCM, TCM [30], QCM [39], desycnchro-
nized mode [19], and the proposed RCP mode, are shown in
Table II. Fig. 11 shows the total RMS current squared flowing
through the parallel HB legs. The classic CCM features
the lowest RMS current; however, soft-switching cannot be
achieved for high-side FETs. The TCM solution enables all
power FETs to achieve ZVS-on at the cost of increased RMS
current; in addition to the variable switching frequency, the
ZVS inductance is large for TCM, which is typically not
desirable in inductive-load applications (e.g., motor drives)
due to additional power loss, cost and volume [23], [36]. By
comparison, the QCM [39], the desynchronized mode [19],
and the RCP mode features a fixed switching frequency, and
requires a much lower ZVS inductance. The QCM enables
all FETs to achieve ZVS-on; however, the RMS current is
significantly increased compared with CCM and TCM, as
shown in Fig. 11. The RMS current in the desynchronized
mode is lower than the QCM, however only part of the
parallel high-side FETs can achieve ZVS-on. By comparison,
the proposed RCP mode enables ZVS/ZCS-on for all FETs
while maintaining relatively low RMS currents. The main
issue with the RCP solution is that the modulation complexity
is high, which should be considered as a trade-off factor in
practice. The implementation details of the RCP modulation
in digital signal processor (DSP) is provided in Section II of
the Supplementary Material.
IV. EXPERIMENTAL VERIFICATIONS
A 4-kW synchronous Buck dc-dc converter prototype has
been developed based on three parallel GS66508B GaN
HEMT half-bridges and three DM inductors (Lm1, Lm2, La),
as shown in Fig. 12. When operating in the RCP mode, two
HB legs are chosen as main branches and the remaining HB
leg is used as an auxiliary branch; in the synchronous mode, all
the three paralleled HBs operate as main legs. The parameters
of the converter prototype are listed in Table II.
For the synchronous Buck dc-dc converter operating in
CCM, all the low-side switches are inherently able to achieve
ZVS-ON due to the positive inductor currents, whereas the
high-side switches are hard-switched. When the proposed RCP
mode is activated, one of the three HB legs, i.e., SHa-SLa,
is chosen as an auxiliary branch whereas the remaining legs
(SHm1-SLm1 and SHm2-SLm2) act as main branches. At
different duty cycles, the steady-state waveforms of the switch-
node voltages (vm1 and va) and the DM inductor currents
(iLm1 and iLa) in the RCP mode are shown in Fig. 13. As
can be seen, the auxiliary inductor La generates a short-
time current bump (resonant pole) every switching cycle,
TABLE III
PARAMETERS OF THE THREE PARALLEL GAN HEMT HB LEGS-BASED
BUCK CONVERTER PROTOTYPE.
Descriptions Parameters
Input voltage Vdc 400 V
Output voltage Vo 100-300 V
Rated power Po 4 kW
Number of HB legs in parallel N 3
Power switches SHm1 − SLa GS66508B GaN HEMT × 6
DM inductors Lm1, Lm2, La
5 µH × 3
PQ20/20, ferrite PC95




#38 Litz wire, 500 strands, 24 turns
Output capacitor Co
27 µF × 2
B32776H8276K000
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Fig. 12. Prototype of the 4-kW Buck dc-dc converter based on three parallel






















Fig. 13. Steady-state waveforms of the switch-node voltages and inductor
currents at fs = 100 kHz with the single-pulse RCP modulation scheme shown
in Fig. 3. (a) D = 0.25; (b) D = 0.5; (c) D = 0.75.
causing the main inductor currents iLm1 and iLm2 to fall
below 0. Thus, the high-side switches in the main branches,
SHm1 and SHm2, are able to achieve ZVS-ON. The inductor
current of the auxiliary branch, iLa, is discontinuous, and



















Fig. 14. Steady-state waveforms of the switch-node voltages and inductor
currents with the double-pulse RCP modulation scheme shown in Fig. 9(b).
The duty cycle D = 0.5, and the switching frequency is (a) fs = 100 kHz
and (b) fs = 200 kHz.
ON. Meanwhile, the auxiliary low-side switch SLa is able to
achieve ZVS-ON owing to the positive resonant pole current.
The operating waveforms exhibit good coincidence with the
theoretical analysis shown in Sections II and III (cf. Fig. 3).
With the double-pulse RCP modulation scheme (see Fig.
9(b)), the steady-state voltage and current waveforms at dif-
ferent switching frequencies are shown in Fig. 14. It is seen
that the auxiliary HB leg switches twice during each main
switching cycle. The auxiliary inductor current iLa becomes
continuous; iLa falls to quasi-zero and negative before the
high-side switch SHa turns ON; thus, SHa can achieve quasi-
ZCS-ON and ZVS-ON during each switching cycle.
The soft-switching waveforms of these parallel power tran-
sistors with the double-pulse RCP modulation scheme are
shown in Fig. 15. Different from the switches in the main
branches, the auxiliary ones turn on/off twice within each main
switching cycle. As seen in Fig. 15(a), during the first turn-on
of the auxiliary high-side switch SHa, the auxiliary induc-
tor current iLa keeps low (2-2.4 A, quasi-zero); thus, SHa
achieves quasi-ZCS-ON at the first switching pulse. After the
resonant pole, the drain-source voltage vds,SHa falls to zero
before the gate voltage of SHa, i.e., vgs,SHa, rises above the
gate-source threshold voltage (typically 1.7 V [41]), indicating
SHa achieves ZVS-ON at the second switching pulse. It is
seen from Figs. 15(b) and (c) that the drain-source voltage
of SLa falls to zero before its gate-source voltage rises; thus,
the auxiliary low-side FET SLa achieves ZVS-ON twice over
one main switching cycle. Likewise, the drain-source voltages
of HEMTs in the main legs, i.e., vds,SHm1 and vds,SLm1,
decrease to zero before the corresponding gate-source voltages
vgs,SHm1 and vgs,SLm1 increase to the threshold voltage, as
shown in Figs. 15(d) and (e); hence, the transistors in the main
branches achieve ZVS-ON.
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Fig. 15. Soft-switching waveforms of the inductor-based parallel power transistors operating in the proposed RCP mode. Operating conditions: fs = 200
kHz, Vdc = 400 V, Vo = 200 V, and ILo = 13 A. (a) Quasi-ZCS-ON and ZVS-ON of the auxiliary high-side transistor SHa; (b) first ZVS-ON of the auxiliary
low-side transistor SLa; (c) second ZVS-ON of the auxiliary low-side transistor SLa; (d) ZVS-ON of the main high-side transistor SHm1; (e) (d) ZVS-ON
of the main low-side transistor SLm1.









iLm (5A/div) iLa (5A/div)iLo (5A/div)
Fig. 16. Measured dynamic waveforms under step load changes with the
double-pulse RCP modulation scheme. The input voltage Vdc = 400 V, the
output voltage Vo = 200 V, and the switching frequency fs = 100 kHz. (a)
The output power increases from 950 W to 1900 W; (b) The output power







Fig. 17. Measured efficiencies of the parallel GaN HEMTs-based Buck dc-dc
converter operating in different modes and switching frequencies. The input
voltage Vdc = 400 V and the output voltage Vo = 200 V.
Fig. 16 shows the measured dynamic voltage and current
waveforms under step load changes with the double-pulse RCP
modulation scheme. Despite of the load changes between 950
W and 1900 W, the output voltage can be regulated to the
reference (200 V); meanwhile, the generated look-up table
(see Fig. 4) enables the inductor valley currents to maintain
constant and negative such that the high-side FETs can achieve
the ZVS-on.
The efficiencies of this GaN HEMTs-based Buck dc-dc
converter operating in different conditions and modes (syn-
chronous CCM and RCP mode) are measured with a high-
precision power analyzer (PPA5530), as shown in Fig. 17.
While the synchronous CCM operation enables higher ef-
ficiencies at heavy loads, the proposed double-pulse RCP
mode exhibits a significant efficiency improvement at partial
loads due to the reduced switching losses. The advantages
of RCP operation becomes more remarkable as the switching
frequency increases and the load decreases. The maximum
efficiency improvement at 320 W (8% load) and 200 kHz is
2.1%. By activating the RCP mode at partial loads and the
synchronous CCM at heavy loads, the efficiency performance
of the parallel HB legs can be maintained high over the full
load range.
V. CONCLUSIONS
An RCP-enabled modulation scheme has been proposed
for inductor-based parallel power FETs. Compared with the
conventional ARCP soft-switching solutions, no auxiliary
switches are required in this proposal. The operation principle
and timing parameters of the RCP modulation scheme have
been investigated in detail. Furthermore, the characteristics,
design considerations and comprehensive experimental vali-
dations have been presented. The following conclusions can
be drawn:
• The RCP mode can be enabled by selecting part of
the parallel power FET legs as an auxiliary leg without
adding extra switches;
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• In the RCP mode, the high-side power FET of the
auxiliary leg can achieve the quasi-ZCS-ON/ZCS-ON and
ZVS-ON, whereas the remaining FETs achieve ZVS-ON;
• The RCP mode enables significant partial-load efficiency
improvements (up to 2.1%), particularly at high switching
frequencies (e.g., 200 kHz);
• While the switching loss can be significantly reduced in
the RCP mode, the conduction loss is higher than the
synchronous CCM operation; depending on the switching
frequency, the RCP operation may become not as efficient
as the synchronous CCM at heavy loads;
• The inductor-based parallel power FET legs are compati-
ble with both the RCP mode and the synchronous CCM;
therefore, the efficiency can be maintained high over the
full load range by activating the RCP mode at partial
loads and the synchronous mode at heavy loads.
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